Software Fault Tolerance in PISAT

Published in Conference on Electronics, Computing and Communication Technologies 2015, 2015

Adithya K., Naveen B., Harish K., Mahendra M.N., Divya R.A., Agrawal V.K., 2015, March. Software Fault Tolerance in PISAT. In Electronics, Computing and Communication Technologies (CONECCT), 2015 IEEE International Conference on. IEEE.

Download paper here

Abstract

Systems used in safety critical applications such as satellites are required to be highly reliable. Among these are computing, electrical and electronic systems. High reliability is achieved by using fault avoidance and fault tolerance techniques. Several fault tolerance and avoidance strategies have been used, based on the requirements and constraints of specific missions. These strategies usually lead to an increase in the mass, size and cost of satellites, which makes them a luxury that is not affordable in small scale student satellites. PISAT, a nano-class satellite comprises of Commercial off the Shelf (COTS) components for most of its on-board systems, along with its software being designed and developed by students. Thus, the probability that PISAT is susceptible to faults is higher when compared to a commercial satellite. This paper details the fault tolerance and avoidance strategies implemented and tested in PISAT. These strategies will ensure that the desired mission life of PISAT and any other small scale satellite under mass, size and cost constraints is achieved.